

12/21/99
JC662 U.S. PTO

12-27-99

A

Docket No. 003786/PDD/CMP/RKK

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231

Re: Inventor(s): Shijian LI, Fred C. REDEKER, John WHITE and Ramin EMAMI
Title: HIGH THROUGH-PUT CU CMP WITH SIGNIFICANTLY REDUCED EROSION AND DISHING

Transmitted herewith is the patent application identified above, including:

Specification, claims and abstract, totaling 33 pages.
 Drawings totaling 5 pages, Formal Informal.
 Executed Declaration and Power of Attorney.
 Assignment of the invention to Applied Materials, Inc.
 Assignment Recordation Cover Sheet
 Information Disclosure Statement, PTO-1449 and 10 References

JC542 U.S. PTO
09/469709

12/21/99
Barcode

FEE CALCULATION					
Fee Items	Claims Filed	Included With Basic Fee	Extra Claims	Fee Rate	Total
Total Claims	29	- 20 =	9	X \$18.00	162.00
Independent Claims	2	- 3 =	0	X \$78.00	0
Basic Filing Fee				\$760.00	\$760.00
TOTAL FEES					\$922.00

The Commissioner is hereby authorized to charge \$922.00 to Deposit Account No. 01-1651.
 The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 01-1651. A duplicate copy of this transmittal is enclosed.

Please address all future correspondence to:

PATENT COUNSEL
APPLIED MATERIALS, INC.
Legal Affairs Department
P.O. BOX 450A
Santa Clara, CA 95052

I hereby certify that this correspondence is being deposited with the United States Postal Service as express mail in an envelope addressed to Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231

Express Mail Receipt No E136917114US

Date of Deposit 12/21/99

Signature Robert W. Mulcahy

Respectfully submitted,

Robert W. Mulcahy
Registration No. 25,436

003786/PDD/CMP/RKK

HIGH THROUGH-PUT CU CMP WITH SIGNIFICANTLY REDUCED
EROSION AND DISHING

5

Technical Field

The present invention relates to copper (Cu) and/or Cu alloy metallization in semiconductor devices with improved planarity. The present invention is applicable 10 to manufacturing high speed integrated circuits having submicron design features and high conductivity interconnect structures with high production throughput.

15

Background Art

The escalating requirements for high density and performance associated with ultra large scale integration semiconductor wiring require responsive changes in interconnection technology. Such escalating 20 requirements have been found difficult to satisfy in terms of providing a low RC (resistance and capacitance) interconnect pattern, particularly wherein submicron vias, contacts and trenches have high aspect ratios imposed by miniaturization.

25

Conventional semiconductor devices comprise a semiconductor substrate, typically doped monocrystalline silicon, and a plurality of sequentially formed dielectric interlayers and conductive patterns. An integrated circuit is formed containing a plurality of 30 conductive patterns comprising conductive lines

separated by interwiring spacings, and a plurality of interconnect lines, such as bus lines, bit lines, word lines and logic interconnect lines. Typically, the conductive patterns on different layers, i.e., upper and lower layers, are electrically connected by a conductive plug filling a via hole, while a conductive plug filling a contact hole establishes electrical contact with an active region on a semiconductor substrate, such as a source/drain region. Conductive lines are formed in trenches which typically extend substantially horizontal with respect to the semiconductor substrate. Semiconductor "chips" comprising five or more levels of metallization are becoming more prevalent as device geometries shrink to submicron levels.

A conductive plug filling a via hole is typically formed by depositing an interlayer dielectric on a conductive layer comprising at least one conductive pattern, forming an opening through the interlayer dielectric by conventional photolithographic and etching techniques, and filling the opening with a conductive material, such as tungsten (W). Excess conductive material on the surface of the dielectric interlayer is typically removed by chemical mechanical polishing (CMP). One such method is known as damascene and basically involves forming an opening in the dielectric interlayer and filling the opening with a metal. Dual damascene techniques involve forming an opening comprising a lower contact or via hole section in communication with an upper trench section. The entire opening is filled with a conductive material, typically

a metal, to simultaneously form a conductive plug in electrical contact with a conductive line.

Cu and Cu alloys have received considerable attention as a candidate for replacing Al in interconnect metallizations. Cu is relatively inexpensive, easy to process, and has a lower resistivity than Al. In addition, Cu has improved electrical properties *vis-à-vis* W, making Cu a desirable metal for use as a conductive plug as well as conductive wiring.

An approach to forming Cu plugs and wiring comprises the use of damascene structures employing CMP, as in Teong, U.S. Patent No. 5,693,563. However, due to Cu diffusion through interdielectric layer materials, such as silicon dioxide, Cu interconnect structures must be encapsulated by a diffusion barrier layer. Typical diffusion barrier metals include tantalum (Ta), tantalum nitride (TaN), titanium nitride (TiN), titanium-tungsten (TiW), tungsten (W), tungsten nitride (WN), titanium-titanium nitride (Ti-TiN), titanium silicon nitride (TiSiN), tungsten silicon nitride (WSiN), tantalum silicon nitride (TaSiN) and silicon nitride for encapsulating Cu. The use of such barrier materials to encapsulate Cu is not limited to the interface between Cu and the dielectric interlayer, but includes interfaces with other metals as well.

In conventional CMP techniques, a wafer carrier assembly is rotated in contact with a polishing pad in a CMP apparatus. The polishing pad is mounted on a rotating turntable or platen driven by an external

driving force. The wafers are typically mounted on a carrier or polishing head which provides a controllable force, i.e., pressure, urging the wafers against the rotating polishing pad. Thus, the CMP apparatus effects 5 polishing or rubbing movement between the surface of each thin semiconductor wafer and the polishing pad while dispersing a polishing slurry containing abrasive particles in a reactive solution to effect both chemical activity and mechanical activity while applying a force 10 between the wafer and a polishing pad.

Conventional polishing pads employed in abrasive slurry processing typically comprise a grooved porous polymeric surface, such as polyurethane, and the abrasive slurry varied in accordance with the particular 15 material undergoing CMP. Basically, the abrasive slurry is impregnated into the pores of the polymeric surface while the grooves convey the abrasive slurry to the wafer undergoing CMP. A polishing pad for use in CMP slurry processing is disclosed by Krywanczyk et al. in 20 U.S. Patent 5,842,910. Typical CMP is performed not only on a silicon wafer itself, but on various dielectric layers, such as silicon oxide, conductive layers, such as aluminum and copper, or a layer containing both conductive and dielectric materials as 25 in damascene processing.

A distinctly different type of abrasive article from the above-mentioned abrasive slurry-type polishing pad is a fixed abrasive article, e.g., fixed abrasive polishing pad. Such a fixed abrasive article typically 30 comprises a backing sheet with a plurality of geometric

abrasive composite elements adhered thereto. The abrasive elements typically comprise a plurality of abrasive particles in a binder, e.g., a polymeric binder. During CMP employing a fixed abrasive article, 5 the substrate or wafer undergoing CMP wears away the fixed abrasive elements thereby maintaining exposure of the abrasive particles. Accordingly, during CMP employing a fixed abrasive article, a chemical agent is dispersed to provide the chemical activity, while the 10 mechanical activity is provided by the fixed abrasive elements and abrasive particles exposed by abrasion with the substrate undergoing CMP. Thus, such fixed abrasive articles do not require the use of a slurry containing loose abrasive particles and advantageously reduce 15 effluent treatment and dishing as compared to polishing pads that require an abrasive slurry. During CMP employing a fixed abrasive polishing pad, a chemical agent is applied to the pad, the agent depending upon the particular material or materials undergoing CMP. 20 However, the chemical agent does not contain abrasive particles as in abrasive slurry-type CMP operations. Fixed abrasive articles are disclosed by Rutherford et al. in U.S. Patent No. 5,692,950, Calhoun in U.S. Patent No. 5,820,450, Haas et al. in U.S. Patent No. 5,453,312 25 and Hibbard et al. in U.S. Patent No. 5,454,844.

Fixed abrasive elements of conventional slurry-less type polishing pads are typically formed in various "positive" geometric configurations, such as a cylindrical, cubical, truncated cylindrical, and 30 truncated pyramidal shapes, as disclosed by Calhoun in

U.S. Patent 5,820,450. Conventional fixed abrasive articles also comprise "negative" abrasive elements, such as disclosed by Ravipati et al. in U.S. Patent No. 5,014,468.

5 In applying conventional planarization techniques, such as CMP, to Cu, it is extremely difficult to achieve a high degree surface uniformity, particularly across a surface extending from a dense array of Cu features, e.g., Cu lines, bordered by an open field. A dense
10 array of metal (Cu) features is typically formed in an interlayer dielectric, such as a silicon oxide layer, by a damascene technique wherein trenches are initially formed. A barrier layer, such as a Ta- containing layer e.g., Ta, TaN, is then deposited lining the trenches and
15 on the upper surface of the silicon oxide interlayer dielectric. Cu or a Cu alloy is then deposited, as by electroplating, electroless plating, physical vapor deposition (PVD) at a temperature of about 50°C to about 150°C or chemical vapor deposition (CVD) at a
20 temperature under about 200°C, typically at a thickness of about 8,000Å to about 18,000Å. In planarizing the wafer surface after copper metallization, erosion and dishing are typically encountered, thereby decreasing the degree of surface uniformity or planarity and
25 challenging the depth of focus limitations of conventional photolithographic techniques, particular with respect to achieving submicron dimensions, such as below about 0.25 micron. As used throughout this disclosure, the term, "erosion" denotes the height
30 differential between the oxide in the open field and the

height of the oxide within the dense array. As also used throughout this disclosure, the term "dishing" denotes a difference in height between the oxide and Cu within the dense array.

25 There exists a need for high-production through-put Cu CMP without erosion and dishing, or with significantly reduced erosion and dishing, thereby achieving a high degree of surface planarity suitable for photolithographic techniques in forming features having dimensions within the deep submicron range.

Disclosure of the Invention

An advantage of the present invention is a method of planarizing Cu and Cu alloys by CMP at high production through-put with no or significantly reduced erosion and no or significantly reduced dishing.

Additional advantages and other features of the present invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.

According to the present invention, the foregoing and other advantages are achieved in part by a method of planarizing a wafer surface containing: an interlayer dielectric having an upper surface and a plurality of openings; a barrier layer lining the openings and on the upper surface of the interlayer dielectric; and copper (Cu) or a Cu alloy filling the openings and on the interlayer dielectric; the method comprising the sequential steps of: (a) chemical mechanical polishing (CMP) the wafer to reduce the Cu or Cu alloy layer at a first removal rate to thickness of about 500Å to about 3,000Å; and (b) CMP the wafer to remove the Cu or Cu alloy layer at a second removal rate, less than the first removal rate, stopping on the barrier layer.

Embodiments of the present invention include conducting step (a) at a first removal rate greater than about 5,000Å per minute and conducting step (b) at a

removal rate of about 1000Å per minute to about 3,000Å per minute. Erosion is eliminated or at least significantly reduced by conducting CMP operations with fixed abrasive polishing pads at a very high selectivity of Cu:Ta or Cu: TaN. During CMP, dishing is controlled to no greater than 300Å as by reducing the platen rotating speed to achieve a polishing pad temperature no greater than about 50°C, thereby reducing the static etching rate and reducing pad deformation, thus reducing dishing. Particles are removed and temperature is reduced during CMP by flowing the chemical agent across the wafer surface at a high flow rate. The chemical agent or mixture can be recycled to reduce the cost of consumables. An inhibitor is flowed across the wafer surface after each CMP step prior to initiating a subsequent step, to reduce the static etching rate.

Additional advantages of the present invention will become readily apparent to those skilled in this art from the following detailed description, wherein embodiments of the present invention are described, simply by way of illustration of the best mode contemplated for carrying out the present invention. As will be realized, the present invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

Brief Description of Drawings

Figs. 1-4 illustrate sequential phases of a method in accordance with an embodiment of the present invention.

5 Fig. 5 depicts a block diagram of a computer system configured for controlling a CMP system in accordance with an embodiment of the present invention.

Description of the Invention

10 The present invention achieves the heretofore elusive objective of effectively planarizing Cu metallization at high production through-put while eliminating or substantially reducing both erosion and dishing, consistent with the ever increasing demands for
15 reliable interconnect patterns having feature sizes in the deep submicron range. As used throughout this disclosure, the symbol Cu is intended to encompass high purity elemental copper as well as copper-based alloys, e.g., copper-based alloys containing at least about 80
20 wt.% copper.

25 The objectives of the present invention are achieved by employing a strategic multi-step process comprising sequential CMP steps by fixed abrasive polishing stopping on the barrier layer with no or significantly reduced dishing and erosion, using one or more rotating platens with a polishing pad mounted thereon, or one or more linear belts. Buffing with an abrasive slurry can then be conducted to remove the barrier layer. The multi-step methodology of the present
30 invention stems from a study of the factors impacting

erosion and dishing in planarizing a dense array of Cu features, e.g., lines, bordered by an open field. The expression "dense array" is intended to encompass metal features spaced apart by a variety of distances less than about 100 microns, while the expression "open field" is intended to encompass a field extending in excess of about 100 microns without a metal feature. Erosion and dishing can occur during CMP, for example, when pressure increases within the dense array due to the presence of closely spaced grooves or openings filled with Cu. Accordingly, the polishing rate within the dense array exceeds the polishing rate in the open field resulting in erosion and dishing.

Embodiments of the present invention include a multi-step process comprising: (a) CMP on a first rotating or linear platen employing a fixed abrasive polishing pad or a conventional, non-fixed abrasive polishing pad using an abrasive or abrasive-free chemical agent, at a high removal rate to remove most of the bulk Cu overburden; and (b) CMP on a second rotating or linear platen employing a fixed abrasive polishing pad or a conventional, non-fixed abrasive polishing pad using an abrasive or abrasive-free chemical agent, at a reduced removal rate with high selectivity to and stopping on the Ta or TaN barrier layer. Buffing on a third rotating or linear polishing pad can then be conducted, using an abrasive slurry, to remove the Ta or TaN barrier layer. A suitable buffing technique is disclosed in co-pending U.S. patent application Serial No. _____ filed on _____ (Attorney Docket No. 49959-063;

Client Reference No. 003929), the entire disclosure of which is incorporated by reference herein. The surface of the silicon oxide interlayer dielectric is also buffed to reduce or eliminate scratching and defects.

5 The polishing pads are mounted on rotating platens. Multi-station CMP systems are commercially available, such as the Mirra® polisher, available from Applied Materials, Inc., Santa Clara, California. In accordance with embodiments of the present invention,

10 the Cu metal film is effectively planarized by a multi-step process eliminating or substantially reducing erosion and dishing, thereby enabling use of conventional photolithography to form metal features having dimensions in the deep submicron range. A

15 typical Cu metallization or interconnect system comprises, but is not limited to, interconnects formed by damascene technology. Such interconnects are formed by depositing a interlayer dielectric overlying a substrate, forming an opening, e.g., a damascene

20 opening, in the interlayer dielectric, depositing a diffusion barrier, such as a TaN or Ta, and filling the opening with Cu. Advantageously, the opening in the interlayer dielectric can be filled by initially depositing a seedlayer and then electroplating or

25 electroless plating the Cu layer, typically at a thickness of about 8,000Å to about 18,000Å. The damascene openings can also be filled with Cu by PVD at a temperature of about 50°C to about 150°C or by CVD at a temperature under about 200°C.

Conventional substrates and interdielectric layers are encompassed by the present invention. For example, the substrate can be doped monocrystalline silicon or gallium-arsenide. The interlayer dielectric can 5 comprise any of various dielectric materials conventionally employed in the manufacture of semiconductor devices. For example, dielectric materials, such as silicon dioxide, phospho-doped silicon glass (PSG), boron-phospho-doped silicon glass 10 (BPSG) and silicon dioxide derived from tetraethyl orthosilicate (TEOS) or silane by plasma enhanced chemical vapor deposition (PECVD) can be employed. Interlayer dielectrics in accordance with the present invention can also comprise low dielectric constant 15 materials, including polymers, such as polyimides, and carbon-containing silicon dioxide, e.g., Black Diamond® available from Applied Materials, Inc., located in Santa Clara, California. The openings are formed in 20 interlayer dielectrics by conventional photolithographic and etching techniques.

During the initial step (a), the Cu metallized wafer surface is subjected to CMP on a polishing pad mounted on a rotating or linear platen to effect bulk Cu removal at a relatively high removal rate for rapid 25 through-put, e.g., a removal rate greater than about 5,000Å per minute, down to a thickness of about 500Å to about 3,000Å. CMP essentially involves a combination of chemical action and mechanical abrasion. The chemical action basically comprises oxidizing the surface of the 30 metal, i.e., Cu, which is then mechanically abraded by

the fixed abrasive elements or posts of the polishing pad. Given the guidance disclosed herein and the disclosed objectives, suitable CMP conditions and chemical agents can be readily determined in a particular situation. Suitable chemical agents can include sodium chromate tetrahydrate as disclosed by Carpio in U.S. Patent No. 5,840,629, and/or a carboxylate salt, such as ammonium citrate, as disclosed by Watts et al. in U.S. Patent No. 5,897,375.

Advantageously, an inhibitor, such as a triazole or a triazole derivative, e.g., 1,2, 4-triazole or benzotriazole, can be employed. The chemical agent can also include a solvent, such as deionized water or an alcohol.

For example, in an interconnection system comprising a silicon dioxide interlayer dielectric and TaN barrier layer, the chemical agent can comprise about 1 to about 10 wt.% of an oxidizer, e.g., about 6 wt.%, such as hydrogen peroxide, about 0.05 to about 0.20 wt.% of an inhibitor, e.g., about 1.5 wt.%, such as 5-methyl benzotriazole, about 1.0 to about 5.0 wt.% e.g., about 3 wt.%, of a chelating agent, such as iminodiacetic acid, and about 3.0 to about 15.0 wt.%, e.g., about 9.0 wt.% of another chelating agent, such as ammonium hydrogen phosphate, the balance deionized water. The pressure is typically about 3 psi. The concentration of the inhibitor can be strategically adjusted throughout the polishing steps of the present invention to control the static etching rate. For example, the static etching rate can be decreased by increasing the amount of

inhibitor, thereby reducing chemical complexing of Cu by chelating components of the chemical agent.

During step (b), the remainder of the bulk Cu overlying the barrier layer, typically a thickness of about 500Å to about 3,000Å, is removed by CMP on a rotating or linear fixed abrasive polishing pad employing a chemical agent with high selectivity to and stopping on the TaN barrier layer. CMP step (b) is conducted at a lower removal rate than during CMP step (a) e.g., at removal rate about 1,000Å to about 3,000Å per minute, by suitable adjustment of conditions, such as reduced pressure, e.g., employing a pressure no greater than about 3 psi. Steps (a) and (b) can be performed on one or more rotating platens with a polishing pad mounted therein or on one or more linearly moving belts. The chemical agent employed during CMP step (b) can comprise about 0.05 to about 6.0 wt.%, e.g., about 3 wt.%, of an oxidizer, such as hydrogen peroxide, about 0.03 to about 0.15 wt.%, e.g., about 0.06 wt.%, of an inhibitor, e.g. 5-methyl-benzotriazole, about 0.5 to about 2.0 wt.% e.g., about 1.0 wt.%, of a chelating agent, e.g., iminodiacetic acid, about 1.0 to about 6 wt.%, e.g., about 3 wt.% of another chelating agent, such as ammonium hydrogen phosphate, the balance deionized water. The pressure is typically about 2 psi. CMP having high selectivity to the Ta or TaN barrier metal layer enables complete removal of Cu and stopping on the Ta or TaN barrier layer. The CMP end point on reaching the Ta or TaN barrier layer can be accurately determined employing a conventional optical system, such

as the laser interferometer technique disclosed in U.S. Patent No. 5,893,796, the entire disclosure of which is incorporated by reference herein. The ISRM® system marketed by Applied Materials, Inc., of Santa Clara, CA 5 can be employed for end point detection, thereby significantly minimizing overpolishing.

The wafer surface is then buffed, in a conventional manner or as disclosed in a pending U.S. patent application Serial No. ____, filed in ____ (Attorney 10 Docket No. 49959-062; Client Reference No. 003929), with abrasive, to remove the Ta or TaN barrier layer, under conditions such that there is no or reversed selectivity among the silicon oxide interlayer dielectric, barrier layer and Cu. Embodiments of the present invention 15 comprise further refinements to minimize dishing. It was found that dishing can be controlled during CMP steps (a) and (b) by controlling one or more processing features or parameters. For example, embodiments of the present invention comprise controlling the polishing pad 20 surface at a temperature at no greater than about 44°C, as by reducing the platen rotating speed to no greater than 40 rpm, thereby reducing static etching and, hence, dishing. It should be appreciated that the static etching rate should not be reduced to the extent that 25 the polishing by-products generated during CMP can not be removed, e.g., dissolved. The polishing by-products generated during CMP can be flushed away with a high flow of chemical agent which can be recycled to reduce the cost of consumables.

It was also found that Cu recess, thus dishing, can be reduced by reducing chemical starvation on top of the flat posts of the abrasive polishing pad that contact the Cu surface. Conventional fixed abrasive polishing pads comprise a plurality of fixed abrasive composite elements, each comprising abrasive particles dispersed in a polymeric binder, and are often referred to as posts. Such posts typically have a height of about 40 microns to about 50 microns and, when in the form of a cylinder, a diameter of about 200 microns, providing a contact area ratio of about 10% to about 25%. The posts can be formed in the shape of various geometric configurations, such as polygons, circles and ellipsis. As used throughout this disclosure, the term diameter is intended to denote the largest cross-sectional dimension of the upper working surface of the posts confronting the surface undergoing CMP.

It was found that chemical starvation can be reduced by reducing the diameter of the posts while maintaining substantially same contact area ratio of about 10% to about 25% by increasing the number of posts. Accordingly, embodiments of the present invention comprise conducting CMP steps (a) and (b) using fixed abrasive polishing pads comprising abrasive posts having a diameter of about 75 microns to about 150 microns, e.g., about 100 microns to about 150 microns, thereby reducing chemical starvation and, hence, reducing dishing.

It was also found that dishing during CMP steps (a) and (b) can be reduced by increasing the stiffness or

rigidity of the backing sheet on which the abrasive posts are adhered. This can be achieved by selecting a backing sheet material having a suitable Young's Modulus (Modulus of Elasticity). Alternatively, the thickness 5 of a conventional backing sheet, e.g., polycarbonate backing sheet, can be increased to reduce the pad softness and, hence, reduce the pressure within the dense array, thereby reducing dishing.

It was further found that the dishing can be 10 decreased, as to less than about 300Å, by increasing the amount of inhibitor in the chemical agent during CMP step (b). Accordingly, embodiments of the present invention comprise conducting CMP step (b) with a chemical agent comprising about 0.5 to about 1.0 wt.% of 15 an inhibitor, e.g., 5-methyl benzotriazole. Further improvements in dishing can be achieved by increasing the concentration of the active components of the chemical agent, e.g., by a factor of about three.

Embodiments of the present invention comprise 20 effectively removing particles generated during CMP steps (a) and (b) by flowing the chemical agent across the surface of the wafer at a relatively high flow rate, such as above about 300 milliliters per minute, and recycling the chemical agent. Removal of such particles 25 can also be achieved by maintaining the static etching rate up to about 200Å per minute.

Further improvements in planarity, i.e., dishing and erosion, are achieved in embodiments of the present invention by immediately flooding the wafer surface and 30 polishing pad with an inhibitor, such as benzotriazole,

upon completing CMP step (a) before initiating CMP step (b) and upon completing CMP step (b) before initiating buffing, thereby effectively removing CMP debris while avoiding static etching. The use of an inhibitor ⁵ vis-à-vis deionized water upon terminating each of the CMP steps effectively prevents undue static etching to provide a relatively clean and low defect wafer prior to initiating the subsequent step.

An embodiment of the present invention is ¹⁰ schematically illustrated in Figs. 1-4, wherein similar features bear similar reference numerals. Adverting to Fig. 1, interlayer dielectric 10, e.g., silicon oxide, is formed overlying a substrate (not shown). A plurality of openings 11 are formed in a designated area ¹⁵ A in which a dense array of conductive lines are to be formed bordering open field B. A barrier layer 12, e.g., TaN, is deposited lining the openings 11 and on the upper surface of silicon oxide interlayer dielectric 10. Typically, the openings 11 are spaced apart by a ²⁰ distance C, e.g., 0.2 to about 50 microns. Cu layer 13 is then deposited at thickness D of about 8,000Å to about 18,000Å.

Adverting to Fig. 2, CMP step (a) is conducted as ²⁵ to reduce the Cu layer 13 to a thickness E of about 500Å to about 3,000Å at a removal rate in excess of about 5,000Å per minute. As shown in Fig. 3, CMP step (b) is conducted with high selectivity to TaN barrier layer 12 stopping thereon.

As shown in Fig. 4, buffing is conducted, as with ³⁰ no or reversed selectivity to remove TaN layer 12 and

buff the silicon oxide surface to remove or reduce scratching or defects, thereby completing planarization. The resulting Cu interconnection structure comprises a dense array A of Cu lines 13 bordered by open field B. 5 The upper surface 40 exhibits a very high degree of planarity with virtually no erosion or dishing.

One aspect of the present invention is related to the use of a computer system to control a CMP system for planarizing a wafer. Fig. 5 depicts a general purpose 10 computer system 100 configured to execute a software for controlling CMP system 122. The computer system 100 contains a computer 102, one or more display devices 104, and one or more input devices 106. The computer 102 contains a central processing unit (CPU) 108 such as 15 an Intel 486 microprocessor, a memory 110 and assorted support circuitry 112 such as a math co-processor, power supply, and the like. Such computer systems are commonly known as personal computer; however, the present invention is not limited to personal computers 20 and can, in fact, be implemented on workstations, minicomputer, mainframes, and supercomputers. The input devices 106 used with such computers include a keyboard, a mouse, trackball and the like. The display devices 104 include computer monitors, printers and plotters.

25 Computer system 100 also includes a memory 110, such as a random access memory (RAM) or other dynamic storage device for storing information and instructions to be executed by CPU 108. Memory 110 also may be used for storing temporary variables or other intermediate 30 information during execution of instructions to be

executed by CPU 108. Memory 110 further includes a read only memory (ROM) or other static storage device for storing static information and instructions for CPU 108. 5 Memory 110 may also include a storage device, such as a magnetic disk or optical disk, provided for storing information and instructions.

The interface 124 allows the computer system 100 to communicate with the CMP system 122, specifically with CMP system controller 154. The CMP system 122 could 10 either be a small pad or a large pad system, or a linear belt polishing system. Illustratively, a small pad system is depicted. The small pad system generally includes a base 126 for rotatably supporting a rotating plate 128 therein, and a moveable tubular polishing arm 130 suspended over the rotating plate 128 and supported 15 on a cross arm 132. The cross arm is maintained on the base and over the plate by opposed uprights 134, 134a which extend upwardly from the base. The rotating plate preferably includes a conformable pad fixed to its upper 20 surface. A substrate 136, having an upper surface 138 to be polished, is placed on the polishing pad to maintain the substrate in position beneath the polishing arm as the substrate is polished. The tubular polishing arm 130, with a polishing pad 140 located over the lower 25 open end 142 thereof, is moved generally radially across the upper surface of the substrate to perform the polishing. The polishing pad is preferably continuously moved linearly across the rotating substrate, from the edge to center, until the polishing end point is

attained (e.g., a predefined degree of surface non-uniformity).

CMP system controller 154 controls motion of the rotating plate (or linearly moving belt) and motion of the polishing arm. Specifically, the control system controls the rotational velocity of motor 152 that is coupled to plate 128. Also, the linear motion is provided by motor 150 coupled to cross arm 132. Linear positioning mechanism 144, under control of the controller 154, controls the pressure of the pad on the substrate surface through a load mechanism 148 and controls the rotation of the pad through motor 146. As such, controller 154 controls all aspects of this small pad CMP polishing system.

According to an embodiment of the present invention, planarizing a wafer surface is provided by computer system 100 controlling CMP system 122 in response to CPU 108 executing one or more sequences of one or more instructions contained in a program 120 in memory 110. For example, instructions can be read into main memory from another computer-readable medium, such as a storage device. Execution of the sequences of instructions contained in memory 110 causes CPU 108 to perform the process step described herein. One or more processors in a multi-processing arrangement may also be employed to execute the sequences of instructions contained in memory 110. In alternative embodiments, hard-wired circuitry may be used in place of or in combination with software instructions to implement the invention. Thus, embodiments of the invention are not

limited to any specific combination of hardware circuitry and software.

The term "computer-readable medium" as used herein refers to any medium that participates in providing instructions to CPU 108 for execution. Such a medium may take many forms, including but not limited to, non-volatile media, volatile media, and transmission media. Non-volatile media include for example, optical or magnetic disks, such as a storage device. Volatile media include dynamic memory, such as a main memory. Transmission media include coaxial cables, copper wire and fiber optics, including the wires that comprise a system bus. Transmission media can also take the form of acoustic or light waves, such as those generated during radio frequency (RF) and infrared (IR) data communications. Common forms of computer-readable media include, for example, a floppy disk, a flexible disk, hard disk, magnetic tape, any other magnetic medium, a CD-ROM, DVD, any other optical medium, punch cards, paper tape, any other physical medium with patterns of holes, a RAM, a PROM, and EPROM, a FLASH-EPROM, any other memory chip or cartridge, a carrier wave as described hereinafter, or any other medium from which a computer can read.

Various forms of computer readable media may be involved in carrying one or more sequences of one or more instructions to CPU 108 for execution. For example, the instructions may be initially be borne on a magnetic disk of a remote computer. The remote computer can load the instructions into its dynamic memory and

send the instructions over a telephone line using a modem. A modem (not shown) local to computer system 100 can receive the data on the telephone line and use an infrared transmittal to convert the data to an infrared signal. An infrared detector as an input device 106 can place the data on the system bus, which carries the data to memory 110, from which CPU 108 retrieves and executes the instructions. The instructions received at memory 110 may optionally be stored on storage device either before or after execution by CPU 108.

The present invention is applicable to planarizing during various stages of semiconductor manufacturing. The present invention enjoys particular applicability in the manufacture of high density semiconductor devices with metal features in the deep submicron range.

Only the preferred embodiment of the present invention and but a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the present invention is capable of use in various other combinations and environments and is capable of changes and modifications within the scope of the inventive concept as expressed herein.

What is claimed is:

1. A method of planarizing a wafer surface containing:

an interlayer dielectric having an upper surface and a plurality of spaced apart openings;

a barrier layer lining the opening and on the upper surface of the interlayer dielectric; and

copper (Cu) or a Cu alloy filling the openings and on the interlayer dielectric;

the method comprising the sequential steps of:

(a) chemical mechanical polishing (CMP) the wafer to reduce the Cu or Cu alloy layer at a first removal rate to a thickness of about 500Å to about 3,000Å; and

(b) CMP the wafer to remove the Cu or Cu alloy layer at a second removal rate, less than the first removal rate, stopping on the barrier layer.

2. The method according to claim 1, further comprising buffing to remove the barrier layer and form the dense array of Cu or Cu alloy features having a size of at least about 0.1 micron.

3. The method according to claim 1, comprising:
conducting step (a) at the first removal rate greater than about 5,000Å per minute; and
conducting step (b) at the second removal rate of about 1,000Å to about 3,000Å per minute.

4. The method according to claim 1, wherein:
the interlayer dielectric comprises a silicon oxide; and

the barrier layer comprises tantalum (Ta) or tantalum nitride (TaN).

5. The method according to claim 2, comprising conducting steps (a) and (b) at a selectivity of Cu:Ta greater than about 100.

6. The method according to claim 5, comprising conducting step (b) under conditions such that dishing within the dense array is no greater than about 300Å.

7. The method according to claim 6, comprising conducting steps (a) and (b) on a rotating or linear fixed abrasive polishing pad mounted on first and second platens, respectively, using an abrasive-free chemical agent.

8. The method according to claim 7, comprising controlling dishing in the dense array during steps (a) and (b) by rotating the first and second platens, respectively, at less than about 60 rpm or linearly moving the first and second belts, respectively at less than about 30 inches per second, to control the polishing pad or belt temperature at no greater than about 50°C.

9. The method according to claim 7, comprising CMP a plurality of wafers and cleaning the polishing pads by removing debris and CMP by-products between each wafer.

10. The method according to claim 7, comprising controlling the removal of polishing by-products during steps (a) and (b) by flowing the chemical agent across the wafer at a flow rate of at least about 300 milliliters per minute onto the first platform.

11. The method according to claim 7, comprising recycling the chemical agent.

12. The method according to claim 7, comprising controlling the removal of particles during steps (a) and (b) by controlling the static etching rate up to about 150Å per minute by controlling the amount of inhibitor in the chemical agent.

13. The method according to claim 7, comprising flowing an inhibitor across the wafer surface after completing step (a) and prior to initiating step (b) to prevent undue static etching.

14. The method according to claim 2, comprising flowing an inhibitor across the wafer surface after completing step (b) and prior to initiating buffing to prevent static etching.

15. The method according to claim 2, comprising: controlling dishing in the dense array during steps (a) and (b) by:

conducting steps (a) and (b) on first and second platens, respectively, rotating at less than about 60 rpm or on linearly moving first and second belts at about 30 inches per second, to reduce the polishing pad temperature to no greater than about 50°C;

controlling the removal of particles during steps (a) and (b) by:

flowing the chemical agent across the wafer surface at a flow rate of at least about 300 milliliters per minute and/or

controlling the static etching rate to about 100 to about 150Å per minute by controlling the amount of inhibitor in the chemical agent;

flowing an inhibitor across the wafer surface after completing step (a) and prior to initiating step (b) to prevent static etching; and

flowing an inhibitor across the wafer surface after completing step (b) to prevent static etching; and
recirculating the chemical agent.

16. A computer-readable medium bearing instructions for planarizing a wafer surface, said wafer surface containing an interlayer dielectric having an upper surface and a plurality of spaced apart openings; a barrier layer lining the opening and on the upper surface of the interlayer dielectric; and copper (Cu) or a Cu alloy filling the openings and on the interlayer dielectric, said instructions arranged, when executed by one or more processors, to cause the one or more

processors to control a chemical mechanical system (CMP) to perform the steps of:

(a) chemical mechanical polishing (CMP) the wafer to reduce the Cu or Cu alloy layer at a first removal rate to a thickness of about 500Å to about 3,000Å; and

(b) CMP the wafer to remove the Cu or Cu alloy at a second removal rate, less than the first removal rate, stopping on the barrier layer.

17. The computer-readable medium of claim 16, wherein said instructions are further arranged for buffering to remove the barrier layer and form the dense array of Cu or Cu alloy features having a size of at least about 0.1 micron.

18. The computer-readable medium of claim 16, wherein said instructions are arranged for:

conducting step (a) at the first removal rate greater than about 5,000Å per minute; and

conducting step (b) at the second removal rate of about 1,000 to about 3,000Å per minute.

19. The computer-readable medium of method claim 17, wherein said instructions are arranged for conducting steps (a) and (b) at a selectivity of Cu:Ta greater than about 100.

20. The computer-readable medium of claim 19, wherein said instructions are arranged for conducting

step (b) under conditions such that dishing within the dense array is no greater than about 300Å.

21. The computer-readable medium of claim 20, wherein said instructions are arranged for conducting steps (a) and (b) on a rotating or linear fixed abrasive polishing pad mounted on first and second platens, respectively, using an abrasive-free chemical agent.

22. The computer-readable medium of claim 21, wherein said instructions are arranged for controlling dishing in the dense array during steps (a) and (b) by rotating the first and second platens, respectively, at less than about 60 rpm or linearly moving the first and second belts, respectively, at less than about 30 inches per second, to control the polishing pad or belt temperature at no greater than about 50°C.

23. The computer-readable medium of claim 21, wherein said instructions are arranged for CMP a plurality of wafers and cleaning the polishing pads by removing debris and CMP by-products between each wafer.

24. The computer-readable medium of claim 21, wherein said instructions are arranged for controlling the removal of polishing by-products during steps (a) and (b) by flowing the chemical agent across the wafer at a flow rate of at least about 300 milliliters per minute onto the first platform.

25. The computer-readable medium of claim 21, wherein said instructions are arranged for recycling the chemical agent.

26. The computer-readable medium of claim 21, wherein said instructions are arranged for controlling the removal of particles during steps (a) and (b) by controlling the static etching rate up to about 150° per minute by controlling the amount of inhibitor in the chemical agent.

27. The computer-readable medium of claim 21, wherein said instructions are arranged for flowing an inhibitor across the wafer surface after completing step (a) and prior to initiating step (b) to prevent undue static etching.

28. The computer-readable medium of claim 17, wherein said instructions are arranged for flowing an inhibitor across the wafer surface after completing step (b) and prior to initiating buffing to prevent static etching.

29. The computer-readable medium of claim 17, wherein said instructions are arranged for:

controlling dishing in the dense array during steps (a) and (b) by:

conducting steps (a) and (b) on first and second platens, respectively, rotating at less than about 60 rpm or on linearly moving the first and second belts

about 30 inches per second, to reduce the polishing pad temperature to no greater than about 50°C;

controlling the removal of particles during steps (a) and (b) by:

flowing the chemical agent across the wafer surface at a flow rate of at least about 300 milliliters per minute and/or

controlling the static etching rate to about 150Å per minute by controlling the amount of inhibitor in the chemical agent;

flowing an inhibitor across the wafer surface after completing step (a) and prior to initiating step (b) to prevent static etching; and

flowing an inhibitor across the wafer surface after completing step (b) to prevent static etching; and
recirculating the chemical agent.

003786/PDD/CMP/RKK

HIGH THROUGH-PUT CU CMP WITH SIGNIFICANTLY REDUCED EROSION AND DISHING

Abstract of the Disclosure

High through-put Cu CMP is achieved with reduced erosion and dishing by a multi-step polishing technique. Deposited Cu is polished with fixed abrasive polishing pads initially at a high removal rate and subsequently at a reduced removal rate and high Cu:barrier layer (Ta) selectivity. Embodiments of the present invention include reducing dishing by: controlling platen rotating speeds; increasing the concentration of active chemicals; and cleaning the polishing pads between wafers. Embodiments also include removing particulate material during CMP by increasing the flow rate of the chemical agent or controlling the static etching rate between about 100Å and about 150Å per minute, and recycling the chemical agent. Embodiments further include flowing an inhibitor across the wafer surface after each CMP step to reduce the static etching rate.




FIG. 1




FIG. 2




FIG.3





FIG. 4

FIG. 5



COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

This declaration is of the following type:

- original
- divisional
- continuation
- continuation-in-part

INVENTORSHIP IDENTIFICATION

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

TITLE OF INVENTION

HIGH THROUGH-PUT CU CMP WITH SIGNIFICANTLY REDUCED EROSION AND DISHING

SPECIFICATION IDENTIFICATION

The specification of which:

- is attached hereto
- was filed on {Filing Date}, under Serial No. {Serial No.}, executed on even date herewith; or
 Express Mail No. (as Serial No. not yet known) and was amended on _____ (if applicable)
- was described and claimed in PCT International Application No. _____ filed on _____ and as amended under PCT Article 19 on _____.

ACKNOWLEDGMENT OF REVIEW OF PAPERS AND DUTY OF CANDOR

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, 1.56,

and which is material to the examination of this application; namely, information where there is a substantial likelihood that a reasonable Examiner would consider it important in deciding whether to allow the application to issue as a patent, and

- In compliance with this duty there is attached an Information Disclosure Statement in accordance with 37 CFR 1.98.

PRIORITY CLAIM (35 U.S.C. §119)

I hereby claim foreign priority benefits under Title 35, United States Code, §119, of any foreign application(s) for

patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America or of any United States Provisional Application(s) listed below, and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

No such applications have been filed.
 Such applications have been filed as follows:

A. Prior foreign/PCT/provisional application(s) filed within 12 mos. (6 mos. for design) prior to this application, and any priority claims under 35 U.S.C. § 119

<u>Country/PCT</u>	<u>Application No</u>	<u>Date Filed</u>	<u>Priority Claimed</u>
			<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No
			<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No

B. All foreign application(s), if any, filed more than 12 mos. (6 mos for design) prior to this U.S. application

Country:
Application No:
Filing date:

PRIORITY CLAIM (35 U.S.C. §120)

I hereby claim the benefit under Title 35, United States Code, § 120, of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information that is material to the examination of this application (namely, information where there is substantial likelihood that a reasonable Examiner would consider it important in deciding whether to allow the application to issue as a patent) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application.

No such applications have been filed
 Such applications have been filed, as follows:

<u>Serial No.</u>	<u>Filing Date</u>	<u>Status</u>
		<u>Patented Pending</u> <u>Abandoned</u>

POWER OF ATTORNEY

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Peter J. Sgarbossa	Registration No. 25,610
Donald Verplancken	Registration No. 33,217
Lawrence Edelman	Registration No. 25,226
Michael B. Einschlag	Registration No. 29,301

Joseph Bach	Registration No. 37,771
Raymond Kam-On Kwong	Registration No. 37,165
James C. Wilson	Registration No. 35,412
Robert W. Mulcahy	Registration No. 25,436
Stephen A. Becker	Registration No. 26,527
John A. Hankins	Registration No. 32,029
Arthur J. Steiner	Registration No. 26,106

Send correspondence to: **Direct telephone calls to:**


Patent Counsel, MS/2061
Legal Affairs Dept.
Applied Materials, Inc.
P.O. Box 450A
Santa Clara, CA 95052

(408) 986-7273


DECLARATION

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and, further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Sec. 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.


Full name of sole or first inventor: Shijian LI

Inventor's signature:  Date: Dec. 17, 1998
Residence: 1202 Donnington Drive
Post Office Address: San Jose, California 95129
U.S.A. Country of Citizenship: Peoples Republic of China


Full name of second inventor: Fred C. REDEKER

Inventor's signature:  Date: Dec. 17, 1999
Residence: 1801 Sioux Drive
Post Office Address: Fremont, California 94539
U.S.A. Country of Citizenship: United States

Full name of third inventor: John WHITE

Inventor's signature:  Date: 12/17/99
Residence: 2811 Colony View Place
Post Office Address: Haywood, California 94541
U.S.A. Country of Citizenship: United States

Full name of fourth inventor: Ramin EMAMI

Inventor's signature:  Date: 12/17/99

Residence: 1485 DeRose Way #124

Post Office Address: San Jose, California 95126
U.S.A.

Country of Citizenship: United States

(Declaration ends with this page)